Abstract-In this paper a low OpAmp compensation technique suitable for the bio-medical application has been proposed and intuitive explained the existing compensation techniques. The Present technique relies on the passive damping factor control rather power hungry damping. Implemented in 45nm CMOS technology and simulated with Spectre. Simulation results shows that 100dB dc gain, well compensated 25MHz bandwidth OpAmp while driving a 1pF capacitive load. Draws with 12uW power consumption from 1V supply and occupying 0.004875mm 2 silicon areas.
I. INTRODUCTION
There has been a significant amount of work on biomedical transceivers in the recent days [1] . Mainly to sense Electrocardiogram (ECG) signals and brain waves to diagnosis or study the disease. The future plan of sensing is through implantable or wearable chip for the sake of flexibility and safety. Many existing biomedical implantable devices operate in 13.56MHz industrial, scientific and medical (ISM) frequency band. To enable higher battery efficiency, they have to be very compact for low cost as well very low active and standby power consumption. A typical bio-medical transceiver chain will have 60-70dB for the sake of detecting 0.1-10uV week signals. Always high gain open loop amplifier will have a problem of dc offset amplification. Having more than 10uV offset would saturate the transceiver. So to cancel offset either we need a slow DC-cancellation loop or low bandwidth ac coupling system [1] . Either of the two methods needs high gain, low noise and low power operational amplifiers. Modern fine CMOS technology was limited by the single stage gain, so three stage or multistage amplifier is requirement to meet the requirements. There has been a lot of research activity on low noise amplifiers, so the remaining biggest problem is a low area and unfortunately, three stage high gain OpAmp needs complicated frequency compensation strategy requires two compensation capacitors with bandwidth compromise. There has been a little research on high gain opamp without complicated frequency compensation. Rest of the paper organizes as follows. Section II describes the review of the existing compensation techniques, section III explains proposed compensation technique and design guidelines and IV describes simulation results of the test circuit.
II. LOW-VOLTAGE HIGH GAIN OPAMP COMPENSATION
Short channel length effect in CMOS technology causes poor transistor output impedance, which degrades intrinsic gain. In 45nm technology, transistor with an aspect ratio ( ) of 3.9um/0.5um with 500um of bias current has just 17dB intrinsic gain. Decreasing bias current from 500uA to 2uA, shown 10dB of gain increase, but with 2uA bias OpAmp noise will be unacceptable for bio-medical applications. To increase the gain cascading each transistor or cascading multi-stages are well-known approaches. But with the available low supply voltage restricted by technology (due to maximum electric field limitation) makes it difficult using cascade schemes and does not allow their use in the output stage. For the required gain of 70-80dB, cascading 3 stages or even more depends on the requirements. For stable and healthy step response, closed loop system transfer should have Left half poles (LHP) and they need to be closer to real axis to have less ringing. A typical 3-stage OpAmp will have 3 poles, which needs to be separated by at least 3 x times in the frequency to have 60 0 phase margin. Several multi-stage frequency compensation techniques have been proposed, such as nested miller compensation (NMC) [2] , modified nested miller compensation (NMCNR) [3] ,nested feed forward compensation (NGCC) [4] and damping factor control frequency compensation (DFCFC) [5] . Fig:1 From equation (1), for stable step response we can derive the relation between compensation capacitors and load capacitor as follows
Non-dominate poles depends on the compensation capacitor and load capacitor. For the 60 0 phase margin and √ damping factor unity gain bandwidth (UGB) derived as follows.
UGB= (3)
For a given UGB and load capacitor (decided by the application), final stage trans-conductance has to be increased to maintain stability, so this is not suitable for low power applications. The desirable wish for the compensation is in to increase the resonance frequency and decrease the damping factor. The resonance frequency of the non-dominate 2 nd order transfer function of equation (1) is always inversely proportional to and damping factor proportional to . Hence damping factor and resonance frequency goes in same direction [6] , contrary to the wish. It is therefore desirable to decrease or find another way to compensate without using . Fig:1 (b) shows popular miller compensation with nulling resistor to cancel the RH zero. Fig:1 (c) shows NGC compensation, which is better than NMC due to the additional feed forward stages which create left half zeros and controls the damping factor efficiently. Eventually, feed forward stage decides the location of zero, which limits the OpAmp power consumption. Output voltage swing also limited by the feed forward stage so this architecture is not suitable for the present bio-medical application. Fig:1(d) shows DFCFC, where without using damping factor has been controlled through an amplifier with a small capacitive feedback around that. Transfer function can be expressed as follows.
Damping factor and resonance frequency can be controlled by a suitable value of and gain bandwidth product is strongly depends on (same as miller). Nondominate poles are weekly depends on and be easily positioned at high frequency. Phase margin can be adjusted by using appropriate values of and . Resonance frequency and quality factor expressed as follows.
Despites the advantages of complex pole Q control through gf2 without using large compensation capacitor, very difficult to implement damping factor block ( ) due to its implementation nature [8] . The presented technique shown in Fig:2 is based on the passive damping control instead of active damping compensation [7] and a reverse miller compensation through a trans-conductance (g mf ) and compensation capacitor C C . In case of NMC technique a compensation capacitor (C m2 ), where damping factor depends on inversely proportional to R 02 , so we need to have very less 2 nd stage output impedance for high damping well behaved system. But small R 02 will decrease 2 nd stage gain, this limit the overall amplifier gain. So to solve this problem a passive damping circuit has been proposed. Basically, it is series RC circuit, which will be connected to the 2 nd stage output. At low-frequency where capacitor impedance dominates, RC circuit doesn't have any impact on the amplifier gain. Series resistance(R a ) can be chosen very small to have higher damping without any compromise on the 2 nd stage impedance. At highfrequency, series RC circuit can be approximated as resistor, but o/p impedance of 2 nd stage will be fallen to very low value due to 2 nd dominate pole at the output. The main advantage of this passive technique is no power overhead. A reverse miller capacitor has been used from the output of the first stage to output of the 3 rd stage for creating dominate pole. Feed forward stage g mf has been used to nullify the right half zero (RHZ), this will compromise the high frequency stability. A very small value (100us) of g mf is sufficient to place RHZ far from unity gain bandwidth. Transfer-function of the proposed system can be derived as follows.
Unity gain bandwidth=
From the above transfer function for stable operation > . For low power operation can be minimized by maximizing other trans-conductance's. The present technique minimizes the power consumption through passive circuits, whereas published literature has been used very big capacitors or power hungry amplifiers. Both capacitors c a ,c c can be adjusted to optimize the phase margin which will get acceptable peaking in the frequency domain. Fig:3 shows the effect of series capacitor on the open loop transfer-function, where it is clearly evident that series capacitor will strongly control the peaking, means damping control.
IV. IMPLIMENTAION DETAILS. st stage output, due to feed forward amplifier there is no right half zero (RHZ). 2 nd stage amplifier has been loaded by RC series circuit to control the damping factor as explained in Fig: 1 . Low frequency amplifier gain was around ~100dB.Differential pair tail current and cascade transistors biased with constant g m beta multiplier bias circuit, to maintain constant bandwidth across PVT and supply voltage independent bias current [11] . Fig:5 shows the bias circuit, which works based on the following principle. To keep OpAmp gm constant across PVT, it 234 needs to be biased with a PTAT nature current to compensate mobility degradation with temperature. In the constant g m circuit Voltage across R s is depends on the delta vgs of the N 1 ,N 2 , which indeed has +ve temperature coefficient. This PTAT nature current makes opampbandwidth less process and temperature dependent, hence it's stability as well. Proposed OpAmp is implemented 45nm general purpose CMOS 1poly-8 metal technology. Simulated with post layout extracted circuit with Spectre and results as follows. Designed circuit has been working across wide temperature range and power supply range. Designed for 100dB nominal voltage gain, 25MHz unity gain bandwidth (UGB), 50 0 phase margin. The values of compensation elements, Ra ,Ca ,Cc are 4.7kΩ,0.3pF,1.7pF respectively. OpAmp has been biased with 12uA from 1V power supply. Fig. 6 shows open loop frequency response. For low power consumption just enough target phase margin has targeted so it's variation should also be acceptable, so ran 300 Monte Carlo simulation and Fig: 7 shows the histogram of the phase margin with 3-sigma model files. Fig:8 shows the noise performance of the OpAmp, which shows -150dB noise at 1MHz spot and integrated rms noise ~890nV very much acceptable for bio-medical or high sensitive applications. Fig:9 shows the layout of the proposed circuit. Special care has been taken while laying the devices, like inter digitated style for current mirrors and common centroid matching for input differential pair. Shallow trench Isolation (STI) effect has been reduced by using sufficient number dummy devices on both sides of the critical devices and maintained enough distance between device edge and nwell to mitigate threshold voltage shift due to well proximity effect. Excluding decaps, this layout occupies 4875um 2 . 
VI. CONCLUSIONS.
Passive damping factor control bases compensation has introduced, wihtout having any additonal power consumption. Shows 3x power efficiency compared to start of art. Implimented in 45nm cmos,simulations shows 12uW power consumption when driving 1pF load capacitance. Standard deviation of Phase marging is 1.2 0.
